FIELD MAINTENANCE PRINT SET

TABLE OF CONTENTS

B-TC-KW11-K-1	KW11-K PRINT SET TABLE OF CONTENTS
B-DD-KW11-K	KW11-K DRAWING DIRECTORY
A-PL-KW11-K-4	KW11-K SHIPPING LIST
A-SP-KW11-K-2	KW11-K SYSTEM CHECKOUT & ACCEPTANCE PROCEDURE
A-SP-KW11-K-5	KW11-K CIRCUIT DESCRIPTION
D-CS-M7Ø25-Ø-1	DUAL PROG. REAL TIME CLOCK
D-UA-M7Ø25-Ø-Ø	DUAL PROG. REAL TIME CLOCK
B-DD-M7Ø25-Ø	DUAL PROG. REAL TIME CLOCK

UNIT VARIATIONS COVERED BY THIS PRINT SET
KW11-K

KW11-K
Field Maintenance Print Set

Digital Equipment Corporation

PRINT SET ORDER NO.
MPØØØ48

REVISIONS	REV.	CHG. NO.	DATE

USED ON OPTION/MODEL	
KW11-K	

SHEET I OF 1

DRN. R.W. Counter	DATE 18 DEC 75	TITLE: digital KW11-K (DUAL PROGRAMABLE REAL TIME CLOCK)	
CHK'D Bill Harry	DATE 3 FEB 76		
PROJ. ENG. Bruce Akmajian	DATE 25 FEB 76	SIZE B / CODE TC / NUMBER KW11-K-1 / REV.	
FIELD SERV. B Schafer	DATE 2/25/76	DIST.	

EN-01124-16-M675-(327)

DRB 124

digital EQUIPMENT CORPORATION
MAYNARD MASSACHUSETTS

DRAWING DIRECTORY

CUSTOMER PRINT SET INDEX

SEQUENCE

SEQUENCE

THIS IS PRINT SET

UNIT VARIATIONS		PRINT SET
VAR	TITLE	
KW11-K	KW11-K(DUAL PROGRAMMABLE REAL TIME CLOCK)	

REVISIONS	REV	CHG. NO.	DATE

USED ON OPTION/MODEL	
KW11-K	
SHEET 1 OF 3	

DRN. R W Sawtell	DATE 17 DEC 75	TITLE KW11-K(DUAL PROGRAMMABLE REAL TIME CLOCK)
CHK'D. Bill Hays	DATE 6 JAN 76	
PROJ ENG. Ron Johnson	DATE 25 FEB 76	
PROD. K Dehnfuss	DATE 25 FEB 76	SIZE B / CODE DD / NUMBER KW11-K / REV
FIELD SERV. B Scholer	DATE 2/25/76	DIST

DEC 16 1351-1065-14-0972

DRB 106



TITLE	KW11 K (DUAL PROGRAMMABLE REAL TIME CLOCK)	SHEET 2 OF 3	SIZE	CODE	NUMBER	REV
			B	DD	KW11-K	

ELECTRO/MECHANICAL

CUSTOMER PRINT SET	MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE
		1	MPØØØ48			KW11-K PRINT SET	
			B-TC-KW11-K-1	#	1	FIELD MAINTENANCE PRINT SET	
			A-PL-KW11-K-Ø	#	1	KW11-K (P.L.)	
			A-PL-KW11-K-4	#	1	KW11-K SHIPPING LIST	
			A-SP-KW11-K-2	#	3	KW11-K SYSTEM CHECKOUT & ACCEPTANCE PROCEDURE	
			A-SP-KW11-K-3	#	20	KW11-K SPECIFICATION	
			A-SP-KWII-K-6	#	10	KWII-K OPTION CHECKOUT & ACCEPTANCE PROCEDURE	
			B-DD-ARII-TA	#	2	ARII BURN IN TESTER	
			B-DD-ARII-TB	#	2	ARII ANALOG TESTER	
			B-DD-M7Ø25-TA	#	2	SCHMITT TRIGGER TESTER	
			A-SP-KWII-K-5	#	7	CIRCUIT DESCRIPTION M7Ø25	
		2	B-DD-M7Ø25-Ø	#	2	DUAL PROGRAMMABLE REAL TIME CLOCK (D.D.)	
		3	C-IA-5408780-0-0	#	1	PRIORITY JUMPER LEVEL #6	
			B-CS-5408780-0-1	#	1	PRIORITY JUMPER LEVEL #6 (CS)	
			K-CO-5408780-0-4	#	1	X-Y COORDINATE HOLE LOCATION	
			C-AH-5408780-0-5	#	1	ASSY/DRILLING HOLE LAYOUT	
			B-MH-5408780-0-8	#	1	MODULE ECO HISTORY	

CUSTOMER PRINT SET	MFG. SET	FIND NO.	DRAWING NO.	REV	NO OF SHT	DESCRIPTION	OPTION NO./FILE DATE

CUSTOMER PRINT SET CODES

X = PRINT OF DOCUMENT INCLUDED IN PRINT SET
C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT
S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED

TITLE		SIZE	CODE	NUMBER	REV
KWII-K (DUAL PROGRAMMABLE REAL TIME CLOCK)	SHEET 3 OF 3	B	DD	KW11-K	

digital EN-01062-2B-16-R972-(325)

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

PARTS LIST

MADE BY R. CAUNTER	CHECKED [signature]	SECTION 1
DATE 17 DEC 75	DATE 13 JAN 76	
ENG. [signature]	PROD [signature]	ISSUED SECT. 1
DATE 25 FEB 76	DATE 25 FEB 76	

ITEM NO.	DWG NO. / PART NO.	DESCRIPTION	QUANTITY / VARIATION KWII-K
1	MPØØØ48	FIELD MAINTENANCE PRINT SET	1
2	M7Ø25	DUAL PROGRAMMABLE REAL TIME CLOCK (MODULE)	1
3	EK-KW11-K-OP-ØØ1	KW11-K USER'S MANUAL	1
4	MAINDEC-11-DZKWX-D	KW11-K LOGIC TEST, DOCUMENT	1
5	MAINDEC-11-DZKWX-PB	KW11-K LOGIC TEST, PAPER TAPE BINARY	1
6	MDII-DXKWD-A	DEC-XII KWII-K EXER	1

TITLE	ASSY NO.	SIZE	CODE	NUMBER	REV.	ECO NO.
KW11-K SHIPPING LIST	B-DD-KW11-K	A	PL	KW11-K-4		
	SHEET 1 OF 1	DIST.				

DEC FORM DEC 16 (325) 1031 N870
DRA 110

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ENGINEERING SPECIFICATION DATE 2-13-76

TITLE KW11-K SYSTEM CHECKOUT AND ACCEPTANCE PROCEDURE

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

ENG	APPD	SIZE	CODE	NUMBER	REV
Russ Morgan		A	SP	KW11-K-2	

SHEET 1 OF 3

ENGINEERING SPECIFICATION [redacted] CONTINUATION SHEET

TITLE KW11-K SYSTEM CHECKOUT AND ACCEPTANCE PROCEDURE

The KW11-K option consist of one multi-layer hex module, M7025. There are two tests for system checkout and acceptance of the KW11-K option. The KW11-K diagnostic (MAINDEC-11-DZKWK-A) (MD-DXKW*-A) and the KW11-K diagnostic module to the DEC-X11 System Exerciser. Since the AD11-K (12-bit A/D) option can run in conjunction with the KW11-K, there are two procedures that follow, only one should be used. Refer to the respective diagnostic for setup and starting procedure.

I KW11-K (stand-alone or no AD11-K)

Logic Test (starting address 200) of the KW11-K Diagnostic, with SR = 000000, must run without any error printout for a minimum of 15 minutes or 20 passes. An End Pass is printed at the end of each pass of the diagnostic.

The DEC-X11 System Exerciser with the KW11-K diagnostic module should run for a minimum of one half hour.

II KW11-K AND AD11-K

There are two jumpers (7010771) that are included with the AD11-K option. These jumpers are made up with Fast-On terminators. Both the AD11-K module (A009) and the KW11-K module (M7025) have two Fast-On connectors, indicated as tab 1 and tab 2. Tab 1 and tab 2 should be jumpered to tab 1 and tab 2 respectively. This ties the KW11-K Schmitt Trigger One to the AD11-K External Start input and ties the KW11-K Clock A Overflow to the AD11-K Clock Overflow input.

SIZE	CODE	NUMBER	REV
A	SP	KW11-K-2	

DEC FORM NO EN-01022-16-N370-(381)
DRA 108

SHEET 2 OF 3

ENGINEERING SPECIFICATION [redacted] CONTINUATION SHEET

TITLE KW11-K SYSTEM CHECKOUT AND ACCEPTANCE PROCEDURE

Logic Test of the KW11-K Diagnostic, with SR = 000000, must run without any error printout for a minimum of 15 mins, or 20 passes.

The DEC-X11 System Exerciser with the KW11-K diagnostic module should run for a minimum of 15 minutes without error.

Disable the KW11-K System Exerciser module. Setup the AD11-K System Exerciser module for KW11-K Overflows, which will start an A/D conversion. The DEC-X11 System Exerciser should run for a minimum of one half hour without error.

Testing The Schmitt Triggers and Event Outputs (OPTIONAL)

The KW11-K Diagnostic has five special tests, each with its own starting address. Each test requires certain pins on the H854 I/O connector to be connected together. Each test should run for a minimum of two minutes. The test and jumpers are listed below. Two short 30 AWG jumpers are needed to run these tests.

TEST	STARTING ADDRESS	JUMP PINS
STP2 output & ST1	210	V to LL
STP1 output & ST2	214	DD to BB
ST3 & ST3 output	220	V to T and L to LL
A Event Out	224	VV to LL
B Event Out	230	TT to LL

SIZE	CODE	NUMBER	REV
A	SP	KW11-K-2	

DEC FORM NO EN-01022-16-N370-(381)
DRA 108

SHEET 3 OF 3

DIGITAL EQUIPMENT CORPORATION
MAYNARD, MASSACHUSETTS

ENGINEERING SPECIFICATION

DATE 8-MAR-76

TITLE M7025 CIRCUIT DESCRIPTION

REVISIONS

REV	DESCRIPTION	CHG NO	ORIG	DATE	APPD BY	DATE

ENG	APPD	SIZE	CODE	NUMBER	REV
Russ Hamilton 8 MAR 76	7 MAR 76	A	SP	KW11-K-5	

DEC FORM NO DEC 16-(381)-1022-N370
DRA 107

SHT 1 OF 7

ENGINEERING SPECIFICATION [redacted] CONTINUATION SHEET

TITLE M7025 CIRCUIT DESCRIPTION

The M7025 module is used in the KW11-K option, a dual programmable real time clock. The M7025 is a hex multi-layer module consisting of a Unibus interface, a 16-bit programmable clock with mode and rate controls, an 8-bit programmable clock with rate control, and oscillator with dividers.

The circuits to be described are referenced to prints D-CS-M7025-Ø-1, which consist of 10 sheets. Each sheet has a name description and an alpha-numeric identification (D1-D10). All signals are source prefixed with the alpha-numeric identification. For example, signal D1 LD STAT A H1 (load A status register high byte) is generated on sheet D1 which is titled Address Selection.

It is assumed that the reader is familiar with Unibus operation and is familiar with interpreting circuit schematics of logic and circuits so that detailed description is not necessary. The description given here is to familiarize the user with the M7025 circuits enough to identify a portion needing attention. It is recommended that the user read the KW11-K manual (EK-KW11K-OP-001).

There are two programmable clocks on the KW11-K designated as Clock A and Clock B. The 16-bit clock is Clock A and the 8-bit clock is Clock B. Signal designation will contain the lettering A or B to signify which clock is involved.

The Unibus interface consist of the device address decoding, interrupt logic and arbritration, and the Unibus signal receivers and drivers. On sheet D1 the bus address lines are received and gated with BUS MSYN (master sync) to decode D1 DEVICE H.

SIZE	CODE	NUMBER	REV
A	SP	KW11-K-5	

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

SHEET 2 OF 7

ENGINEERING SPECIFICATION [redacted] CONTINUATION SHEET

TITLE M7025 CIRCUIT DESCRIPTION

Address lines A5 through A12 are X-OR'ed with switches. This gives the capability of changing the base device address to avoid address conflicts with other options or KW11-K's. There are two flip-flop at the top center of D1. They are used to synchronize the processor to the KW11-K. At TPØ (reference figure 1 timing diagram) D1 DEV ENABLE will set if D1 DEVICE is true. D1 DEV ENABLE is gated with D1 DATA IN and D1 DATA OUT (decoded from the Unibus C lines) which are used to enable the read register decoder (E69) or the load register decoder (E67). At TP1 DEV ENB 2 sets which produces BUS SSYN if D1 NOP1 through D1 NOP 4 are not selected. The NOP's are used to prevent inter-reaction with the AD11-K option device address. The address lines A01 to A04 are decoded (E67 and E69) for a particular register. A0 and the "C" lines are decoded with the status register for byte operations. The interrupt logic and arbritration is located on sheet D2. Clock A and Clock B have their separate interrupt circuits and arbritration. However, Clock A takes priority over Clock B if interrupts occur simultaneously. In the upper left of sheet D2 is the interrupt for Clock A. If an overflow or Mode flag occurs with the A Interrupt Enable Set, or if a STP1 (Schmitt Trigger1) occurs with the ST1 Interrupt Enable Set, or if Data Bus bit 10 and load Status Register occurs, the D2 A INTR FLOP will set. This will cause a Bus Request out of the 8647 (E98), interrupt arbritrator. Since it is this device that is requesting the interrupt, the 8647 will not pass the Bus Grant (D1 BG IN).

SIZE	CODE	NUMBER	REV
A	SP	KW11-K-5	

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

SHEET 3 OF 7

ENGINEERING SPECIFICATION [redacted] CONTINUATION SHEET

TITLE M7025 CIRCUIT DESCRIPTION

When Bus Grant occurs a Bus sack is sent and D2 BBSY (A Bus Busy) is set. The Bus Request is taken off the Unibus and BUS INTR and the vector lines are put onto the Unibus. The vector address is switch selectable to avoid conflicts with other devices and is decoded with D2 B BBSY to decode a clock A or Clock B vector address. Since this interrupt is Clock A D2 B BBSY, is not true sending a logical zero for vector address line D04. When the CP accepts the vector address, it sends a BUS SSYN (Slave Sync) which clears the D2 A INTR flop and D2 A BBSY.

In the upper right of sheet D2 is the interrupt for Clock B. D2 B INTR sets if a B Overflow occurs with the B clock interrupt enable is set on if data Bit BD09 is true and a load B Status Register H1 occurs. The interrupt operates in the same manner as Clock A interrupt. Here vector line D04 is sent a logical one to signify it's a clock B interrupt.

The Bus Data line receivers and drivers are on sheet D3 and D4. The registers which are readable are multiplexed and driven onto the Unibus by the 8838 (or 8641). The receiving of the Data Bus is also done by the 8838.

The Clock A Counter, Preset Buffer and Status register are located on sheet D7. The A Counter register is made up of 74193 cascading binary counters. D7 A Overflow (located at the top center) is true when the A Counter is all ones and count up pulse is present. The A Overflow is delayed and renamed D7 A Reload (located at the top right). This is used to re-clock the buffer data into the A Counter in modes Ø and 1. The A Buffer is made up of 74193 binary counters.

SIZE	CODE	NUMBER	REV
A	SP	KW11-K-5	

DEC FORM NO DEC 16-(381)-1022-N370
DRA 108

SHEET 4 OF 7

The count-down input is used to increment (2's compliment-decrement) the A Buffer data in Auto Increment Mode. Data to the A Buffer can be from the A Counter or the Buffered Data Bus. The A Buffer data is multiplexed by 74153, two to one line multiplexers. The B Clock Counter, Preset Buffer and Status registers are located on sheet D8. The B Counter is made up of 74193 binary counters. The Overflow from the counter is used to reload the counter with the data in the B Buffer is from the buffered data bus.

A 20 MHZ oscillator is used to generate timing pulses and various other frequencies that are a multiple of 20 MHZ. The 20 MHZ oscillator is located on the lower left of sheet D5, 74S124. It is divided by 74190 BCD counters to 1 MHZ, 100KHZ, 10KHZ, and 100HZ. These frequencies are decoded by a 74157 (multiplexer) to one frequency which is used to increment Clock A Counter. Clock B frequency dividers and multiplexer are located on sheet D9.

The four Schmitt Triggers are located on sheet 9 . Three of the Schmitt Triggers inputs have threshold control and slope control. The fourth Schmitt Trigger is used for line frequency (location B7). The outputs of Schmitt Triggers One, two and the line frequency are synchronized to the timing pulses produced on sheet D5. Refer to the timing chart in figure 1 for timing relationship. The resistor/diode network on the input of ST1, ST2 and ST3, is for protection and converting the input to Ø to +4V. The LM339 (E10) inputs cannot exceed +4V.

When the + input exceeds the - input, the output of the LM339 will go to +4V. When the + input becomes LESS than the - input, the output of the LM339 will go to ØV. The 1MΩ feedback resistor is for hysteresis. When the output of the LM339 is positive, 50 mV is fed back into the input. This is an effective ½V hysteresis at the resistor/diode network input.



FIGURE 1 : TIMING DIAGRAM



"THIS DRAWING AND SPECIFICATIONS, HEREIN, ARE THE PROPERTY OF DIGITAL EQUIPMENT CORPORATION AND SHALL NOT BE REPRODUCED OR COPIED OR USED IN WHOLE OR IN PART AS THE BASIS FOR THE MANUFACTURE OR SALE OF ITEMS WITHOUT WRITTEN PERMISSION. COPYRIGHT © 1974 DIGITAL EQUIPMENT CORPORATION"
NOTE:
1. SWITCH OFF FOR LOGICAL ONE ADDRESS SELECTION SWITCH ON FOR LOGICAL ZERO ADDRESS.
2. IF OPERATED WITH ADII-K, SWITCH AØ2 AND AØ3 OF ADII-K SHOULD BE SET FOR LOGICAL ZERO. (SWITCH ON)
BUS A17 L
BUS MSYN L
BUS A16 L
BUS A15 L
BUS A14 L
BUS A13 L
BUS A12 L
BUS A11 L
BUS A1Ø L
BUS AØ9 L
BUS AØ8 L
BUS AØ7 L
BUS AØ6 L
BUS AØ5 L
BUS AØ4 L
BUS AØ3 L
BUS AØ2 L
BUS AØ1 L
BUS AØØ L
BUS CØ L
BUS C1 L
BUS INIT L
BUS SSYN L
DI DEVICE H
DI DEV ENABLE (1) H
DI DEV ENB 2 (1) H
D5 TPØ H
D5 TP1 H
DI NOP 1 L
DI NOP 2 L
DI NOP 3 L
DI NOP 4 L
DI DATA OUT H
DI DATA IN H
DI BAØ2 H
DI BAØ1 H
DI LD BUFF A L
DI LD STAT A L
DI LD BUFF B H
DI LD BUFF B L
DI BUFF ADD H
DI LD STAT B L
DI RD BUFF A L
DI RD STAT A L
DI RD STAT B L
DI RD INTR A L
DI LD STAT A HI H
DI LD STAT A LO H
DI LD STAT B HI H
DI LD STAT B LO H
DI DATA OUT LO L
DI DATA OUT HI L
DI INIT H
DI INIT L
S2
SEE NOTE 1 & 2
+5V
+3V
ADDRESS SELECTION
FIRST USED ON KW11-K
TITLE DUAL PROGRAMABLE REAL TIME CLK
DI
NEXT HIGHER ASSY. B-DL-M7Ø25-Ø
SCALE NONE
SHEET 1 OF 1Ø
SIZE D CODE CS NUMBER M7Ø25-Ø-1 REV. A
REVISIONS
M7Ø25-ØØØ1 A
R. IKNAIAN
digital

NOTE:
3. VECTOR SWITCH SETTINGS:
   ON FOR A LOGIC "1"
   OFF FOR A LOGIC "Ø"
6. REMOVE W1 IN 11/15 & 11/20 WITHOUT KW11 OPTION

D1 LD STAT B HI H
D4 BDØ9 H
74ØØ E89
D8 B INTR ENB (1) H
D8 B OVERFLOW H
7474 E99
D2 B INTR (1) L
D2 B INTR (Ø) L
D2 CLR INTR B H
74Ø2 E1Ø5
D8 B INTR ENB (1) L

D1 LD STAT B HI H
D4 BD 1Ø H
74ØØ E94
D7 SET MODE FL L
D7 NEW A OVFL L
74ØØ E77
D7 A INTR ENB (1) H
74ØØ E77
D7 STI-1 H
D7 STI INTR ENB (1) H
74ØØ E85
D2 CLR INTR A H
74Ø2 E1Ø4
D7 STI INTR ENB (Ø) L
D7 A INTR ENB (Ø) L
74Ø2 E82
+3V
7474 E99
D2 A INTR (1) H
D2 A INTR (1) L
D2 A INTR (Ø) H
74ØØ E85

SEE NOTE #6
W1
BUS NPR L (FJ1)
+5V
R17 1ØK
+5V
RG9 18Ø
8647 E98
RQST
BG IN
SSYN
CLR SACK
MASTER CLR
BG OUT
SACK
MASTER
BBSY
BRQST
D2 B BG IN H
D2 B SSYN L
BUS SACK L (FT2)
D2 A BBSY L
BUS BBSY L (FD1)
BUS REQUEST L (DJ2)
8647 E72
D2 B BG OUT H
BUS SACK L (FT2)
D2 B BBSY L
BUS BBSY L (FD1)
BUS REQUEST L (DJ2)
D2 B SSYN L
D1 INIT H

BUS SSYN L (EJ1)
8837 E66
7404 E93
D2 B SSYN L
D2 A BBSY L
7404 E93
D2 A BBSY H
74Ø2 E95
D2 CLR INTR A H
74Ø2 E1Ø6
D2 CLR INTR B H
D2 A BBSY L
D2 B BBSY L
74ØØ E89
7404 E93
D2 B BBSY L

+3V
8881 E54
(CU2) BUS DØ2 L
8881 E55
(CN2) BUS DØ4 L
SEE NOTE 3
51
8881 E54
CT2 BUS DØ3 L
8881 E55
(CP2) BUS DØ5 L
8881 E54
(CV2) BUS DØ6 L
8881 E55
(CM2) BUS DØ7 L
8881 E54
(CL2) BUS DØ8 L
888 E55
(FM1) BUS INTR L

+5V
R16 18Ø
R19 39Ø
R2Ø 16Ø
D2 B BG IN H (DV2)
D2 B BG OUT H (DT2)
BUS BG4 IN H (DS2)
BUS BG5 OUT H (DR2)
BUS BG5 IN H (DP2)
BUS BG6 OUT H (DN2)
PRIORITY JUMPER
E60
LEVEL 16 STANDARD
16 (DD2) BUS BR7 L
15 (DE2) BUS BR6 L
14 (DF2) BUS BR5 L
13 (DH2) BUS BR4 L
12 (DJ2) BUS REQUEST L
11 (DK2) BUS BG7 IN H
1Ø (DL2) BUS BG7 OUT H
9 (DM2) BUS BG6 IN H

AA2 BA2 CA2 DA2
EA2 FA2 +5V
C45 THRU C46 .22 µf
C47 THRU C52 15 µf
BC2 CC2 DC2
EC2 FC2 AT1
BT1 CT1 DT1 ET1
FT1

INTERRUPT CONTROL

DRN		FIRST USED ON KW11-K
DES		TITLE DUAL PROGRAMABLE REAL TIME CLK D2
ENG		
PROJ. ENG		
PROD		
NEXT HIGHER ASSY.	B-DD-M7025-Ø	SIZE D CODE CS NUMBER M7Ø25-Ø-1 REV. A
SCALE NONE		
SHEET 2 OF 1Ø		DIST.

REVISIONS: REV. | CHANGE NO. | CHK.

DEC FORM NO. DRD 102-0

M7025-Ø-1 REV A



DRN.	E. Wilson 10/20/75
CHK'D	
ENG.	
PROJ. ENG.	
PROD.	
FIRST USED ON	KW11-K
TITLE	DUAL PROGRAMABLE REAL TIME CLK D3
NEXT HIGHER ASSY.	B-DD-M7Ø25-Ø
SIZE	D
CODE	CS
NUMBER	M7Ø25-Ø-1
REV.	A
SHEET	3 OF 1Ø

digital

DEC FORM NO. DRD 102-D





DATA BUS (ØE-15)

DES. Eustace	10/22/75	FIRST USED ON KWIP-K	digital
CHK BY		TITLE DUAL PROGRAMABLE REAL TIME CLK D4	
ENG			
PROJ. ENGR			
PROD			
NEXT HIGHER ASSY.			
S-CC-M7025-Ø		SIZE D CODE CS NUMBER M7Ø25-Ø-1 REV. A	
SCALE NONE			
SHEET 4 OF 10		DIST.	

REVISIONS | REV. | CHANGE NO. | CHK.

SIZE CODE D CS NUMBER M7Ø25-Ø-1 REV. A

ECC FORM NO. DRD 102-0



A CLOCK TIMING

FIRST USED ON: KW11-K

TITLE: DUAL PROGRAMABLE REAL TIME CLK

D5

NEXT HIGHER ASSY: B-CD-M7025-0

SIZE D CODE CS NUMBER M7025-0-1 REV A

SCALE NONE

SHEET 5 OF 16



B CLOCK TIMING

DRN. E Wilson	10/20/75	FIRST USED ON KW11-K	A
CHK'D		TITLE DUAL PROGRAMABLE REAL TIME CLK	D6
ENG.			
PROJ. ENG.			
PROD.			
NEXT HIGHER ASSY.		B-CC-M7025-Ø	
SCALE NONE		SIZE D CODE CS NUMBER M7Ø25-Ø-1 REV. A	
SHEET 6 OF 10		DIST.	

REVISIONS | CHANGE NO. | CHK.

DEC FORM P/O. CRD 10 0

NOTES: 1. REMOVE W2 FOR LPS11 COMPATIBILITY

D7 A OVERFLOW L

74157 E19 — D4 BD15 H, D7 CNTR A15 (1) H, D4 BD14 H, D7 CNTR A14 (1) H, D4 BD13 H, D7 CNTR A13 (1) H, D4 BD12 H, D7 CNTR A12 (1) H → f0, f1, f2, f3; STB SLTB

74193 E11 — D7 BUFF A15 (1) H, D7 BUFF A14 (1) H, D7 BUFF A13 (1) H, D7 BUFF A12 (1) H → D7 CNTR A15 (1) H, D7 CNTR A14 (1) H, D7 CNTR A13 (1) H, D7 CNTR A12 (1) H

74193 E14 — D7 BUFF A11 (1) H, D7 BUFF A10 (1) H, D7 BUFF A09 (1) H, D7 BUFF A08 (1) H → D7 CNTR A11 (1) H, D7 CNTR A10 (1) H, D7 CNTR A09 (1) H, D7 CNTR A08 (1) H

74157 E26 — D4 BD11 H, D7 CNTR A11 (1) H, D4 BD10 H, D7 CNTR A10 (1) H, D4 BD09 H, D7 CNTR A09 (1) H, D4 BD08 H, D7 CNTR A08 (1) H → f0, f1, f2, f3; STB SLTB

74193 E15 — D7 BUFF A07 (1) H, D7 BUFF A06 (1) H, D7 BUFF A05 (1) H, D7 BUFF A04 (1) H → D7 CNTR A07 (1) H, D7 CNTR A06 (1) H, D7 CNTR A05 (1) H, D7 CNTR A04 (1) H

74193 E44

74157 E39 — D3 BD07 H, D7 CNTR A07 (1) H, D3 BD06 H, D7 CNTR A06 (1) H, D3 BD05 H, D7 CNTR A05 (1) H, D3 BD04 H, D7 CNTR A04 (1) H → f0, f1, f2, f3; STB SLTB

74193 E38 — D7 BUFF A03 (1) H, D7 BUFF A02 (1) H, D7 BUFF A01 (1) H, D7 BUFF A00 (1) H → D7 CNTR A03 (1) H, D7 CNTR A02 (1) H, D7 CNTR A01 (1) H, D7 CNTR A00 (1) H

74193 E49

74157 E45 — D3 BD03 H, D7 CNTR A03 (1) H, D3 BD02 H, D7 CNTR A02 (1) H, D3 BD01 H, D7 CNTR A01 (1) H, D3 BD00 H, D7 CNTR A00 (1) H → f0, f1, f2, f3; STB SLTB

D1 LD BUFF A L

D1 INIT H

D5 CLR CNTR A H, D5 BUFF TO CNTR L, D5 CLOCK A L, D5 CNT DN BUFF A L, +3V

D5 TP1 L → 74Ø2 E74 → D7 A BUFF LOAD H

D5 TP0 L → 74Ø2 E74 → D7 CNTR TO BUFF H

D7 MODE A1 (1) H, D9 ST2 (1) H → 74Ø0 E8Ø

D7 MODE A1 (Ø) H, D7 A OVERFLOW H → 74Ø8 E71

D7 A OVERFLOW H → 7404 E1Ø2 → D7 A OVERFLOW H

+5V, C1 10µF, R21 5.6K, 74123 E22 → D7 A RELOAD H, +3V

D9 STP1 - L, D4 BD15 H, D1 LD STAT A HI H, D1 INIT L → 7474 E62 → D9 STI FLAG (1) H

74175 E28 — D3 BDØ6 H, D3 BDØ5 H, D3 BDØ2 H, D3 BDØ1 H → D7 A INTR ENB (1) H, D7 RATE A2 (1) H, D7 RATE A1 (1) H, D7 RATE AØ (1) H; D1 INIT L, CLR CLK

D1 LD STAT A LO H, D9 STP1 - H, D7 STP ENB CNTR (1) H → 74ØØ E8Ø

D3 BDØØ H → 7474 E75 → D7 ENB CNTR A(1) H, D7 ENB CNTR A(Ø) H

D7 A RELOAD H, D1 INIT → 74Ø8 E77 → D5 MODE Ø H

R66 4.7K +5% W2 — D7 NEW A OVFL L, D4 BD13 H → D7 OVERFLOW FL A(1) H

D4 BD14 H — 74175 E33 → D7 STI INTR ENB (1) H, D7 STI ENB CNTR (1) H, D7 MODE A1 (1) H, D7 MODE A1 (Ø) H, D7 MODE AØ (1) H, D7 MODE AØ (Ø) H; D1 INIT L, CLR CLK

D1 LD STAT A HI H, D7 SET MODE FL L → 74Ø2 E82

D3 BD07 H → 7474 E83 → D7 MODE FL A (1) H

D1 D7 INIT L

(A) BUF + CNT + STAT

DRN.		FIRST USED ON	digital
CHK'D		KW11-K	
ENG.		TITLE	
PROJ. ENG.		DUAL PROGRAMBLE REAL TIME CLK	
PROD.			D7
NEXT HIGHER ASSY.		B-DD-M7025-Ø	
SCALE	NONE	SIZE D CODE CS NUMBER M7Ø25-Ø-1	REV. A
SHEET	7 OF 10	DIST.	

REVISIONS: REV. / CHANGE NO. / CHK

DEC FORM NO. DRD 360-D

SIZE CODE DCS M7025-Ø-1 REV A

D8 B OVERFLOW L

+5 V
C2 10pf
R22 5.6K
74123 E22
D8 B RELOAD H
D8 B RELOAD L
+3V

D8 B OVERFLOW L
D3 BDØ7 H
74174 E83
D8 OVERFLOW FL B (1) H
D1 LD STAT B LO H
D1 INIT L

7404 E102
D8 B OVERFLOW H

74175 E41
D3 BDØ7 H
D3 BDØ6 H
D3 BDØ5 H
D3 BDØ4 H
D8 BUFF BØ7 (1) H
D8 BUFF BØ6 (1) H
D8 BUFF BØ5 (1) H
D8 BUFF BØ4 (1) H
CLR CLK

74193 E39
CRY BRW
D3 D2 D1 DØ
R3(1) R2(1) R1(1) R0(1)
D8 CNTR BØ7 (1) H
D8 CNTR BØ6 (1) H
D8 CNTR BØ5 (1) H
D8 CNTR BØ4 (1) H
CLR LD CUP CDN

74175 E29
D3 BDØ6 H
D3 BDØ3 H
D3 BDØ2 H
D3 BDØ1 H
D8 B INTR ENB (1) H
D8 B INTR ENB (1) L
D8 RATE B2 (1) H
D8 RATE B1 (1) H
D8 RATE B0 (1) H
CLR CLK
D1 INIT L
D1 LD STAT B LO H

74175 E35
D3 BDØ3 H
D3 BDØ2 H
D3 BDØ1 H
D3 BDØØ H
D8 BUFF BØ3 (1) H
D8 BUFF BØ2 (1) H
D8 BUFF BØ1 (1) H
D8 BUFF BØØ (1) H
CLR CLK
D1 INIT L
D1 LD BUFF B H

74193 E52
CRY BRW
D3 D2 D1 DØ
R3(1) R2(1) R1(1) R0(1)
D8 CNTR BØ3 (1) H
D8 CNTR BØ2 (1) H
D8 CNTR BØ1 (1) H
D8 CNTR BØØ (1) H
CLR LD CUP CDN
+3V
D6 CLOCK B L
D1 INIT H

74175 E64
D3 BDØØ H
D3 BDØ9 H
D3 BDØ5 H
D8 ENB CNTR B (1) H
D8 ENB CNTR B (Ø) H
D8 AUTO INC (1) H
D8 FEED B TO A (1) H
D8 FEED B TO A (1) H
LD
CLR CLK

D9 STPI-2 H
D8 FEED B TO A (1) H
7400 E76

D8 B RELOAD L
7410 E78
7404 E102

D8 ENB CNTR B (Ø) H
D5 TPI H
7400 E76

"B" BUFF + CNT + STAT

DRN. E Wilson	11/3/75	FIRST USED ON KWII K	
CHK		TITLE DUAL PROGRAMABLE REAL TIME CLK D8	
ENG			
PROJ. ENG			
PROD.			
NEXT HIGHER ASSY. B-DD-M7025-Ø		SIZE D CODE CS NUMBER M7025-Ø-1 REV A	
SCALE NONE			
SHEET 8 OF 10		DIST.	

REVISIONS: REV. | CHANGE NO. | CHK.

DEC PRINT NO. DRD 103-D

NOTE: 5. W3, W4 & W5 ARE PLACED FOR TTL INPUTTING.

D1 LD STAT A HI H
D4 BD1Ø H
D1Ø SCHMITT TRIG
D1Ø THRESHOLD (Ø TO +3V)
D1Ø SLOPE 2
D1Ø SCHMITT TRIG
D1Ø THRES HOLD (Ø TO +3V)
D1Ø SLOPE 1
LTC L (CPI)
D1Ø SCHMITT TRIG
D1Ø THRESHOLD 3 (Ø TO +3V)
D1Ø SLOPE 3
D4 BD12 H
D1 LD STAT A HI H
D8 AUTO INC (1) H
D9 ST1 H
D9 ST2 H
D9 ST2(1) L
D5 TP1 L
D1 INIT L
D5 A 1MHZ H
D9 ST1(1) H
D5 2ØMHZ H
D5 MODE Ø H
D9 ST1-2(1) H
D9 ST1-2(1) L
D9 ST3 H
D9 ST4 L
D9 ST4 (1) L
D9 STP2 H
D9 STP2 OUT L
D9 ST1-1 L
D9 ST1-1 H
D9 ST1 OUT L
D8 B OVERFLOW L
D9 B EVENT OUT L
D9 ST4 (1) H
D9 ST4 (1) L
D9 LINE OUT L
D9 INIT OUT L
D7 A OVERFLOW L
D9 A EVENT OUT L
D9 ST3 L
D9 ST3 OUT L

EXTERNAL INPUTS/OUTPUTS

DRN. E. Wilson	11/4/75	FIRST USED ON KW11-K	digital
CHK'D.		TITLE DUAL PROGRAMABLE REAL TIME CLK D9	
ENG.			
PROJ. ENG.			
PROD.			
NEXT HIGHER ASSY. B-DD-M7025-Ø		SIZE D CODE CS NUMBER M7Ø25-Ø-1 REV. A	
SCALE NONE			
SHEET 9 OF 1Ø		DIST.	

REVISIONS: REV. | CHANGE NO. | CHK

DEC FORM NO. DRD 103-D



CABLING

DRN E Wilson	11/5/75	FIRST USED ON	digital
CHK'D	22 Jan 76	KMI-K	
ENG	22 Jan 76	TITLE	DUAL PROGRAMABLE REAL TIME CLK DIØ
PROJ ENG	22 Jan 76		
PROD	21 Jan 76		
NEXT HIGHER ASSY.		SIZE D CODE CS NUMBER M7Ø25-Ø-1 REV. A	
B-DD-M7Ø25-Ø			
SCALE NONE			
SHEET 1Ø OF 1Ø		DIST.	

REVISIONS: REV. | CHANGE NO. | CHK

DEC FORM NO. SAB 3680

SIZE D CODE CS NUMBER M7Ø25-Ø-1 REV. A

NOTES:

1. FOR DRAWING DIRECTORY, REFER TO: B-DD-M7025-0
2. WIRE ADD #27 IS TO BE INSTALLED AFTER GR MODULE TEST. ADD WIRE FROM E1(7) TO E3(11).

ETCH CUTS SIDE #1 AS SHOWN

1. CUT ETCH AT E87(8)
2. CUT ETCH AT PTH ABOVE E18(8)
3. CUT ETCH FROM S2(9)
4. CUT ETCH AT PTH TO LEFT OF E78(5/6)
5. CUT ETCH AT E78(14)
6. CUT ETCH AT PTH ABOVE FINGER ER1.
7. CUT ETCH BETWEEN (2) AND (12) E100.
8. CUT ETCH E92(14).
9. CUT ETCH NEXT TO E98(2).
10. CUT ETCH AT E1(7).

ETCH CUTS SIDE #2 AS SHOWN

1. CUT ETCH AT PTH TO RIGHT OF E24 (1 & 2)
2. CUT ETCH AT PTH FROM E22(4)
3. CUT ETCH AT E22(2)
4. CUT ETCH AT PTH BETWEEN E22(6 & 11)
5. CUT ETCH AT E22(7)
6. CUT ETCH AT E87(9)
7. CUT ETCH AT PTH FROM E87(8)
8. CUT ETCH FROM E93(13)
9. CUT ETCH TO RIGHT OF S2(9)
10. CUT ETCH BELOW & TO LEFT OF S2(11)
11. & 12. CUT ETCH BOTH SIDES OF E100(12)
13. CUT ETCH AT E92,15).
14. CUT ETCH AT E98(15).

WIRE ADDS SIDE #1 AS SHOWN

1. ADD WIRE FROM E103(1) (SPARE LOCATION) TO E98(6)
2. ADD WIRE FROM E91(11) TO PTH TO RIGHT OF E87(14)
3. ADD WIRE FROM PTH TO RIGHT OF E87(14) TO E87(9)
4. ADD WIRE FROM E87(1) TO E87(8)
5. ADD WIRE FROM PTH TO LEFT OF E24(1 & 2) TO PTH ABOVE E18(8)
6. ADD WIRE FROM PTH TO LEFT OF E24(1 & 2) TO E22(2)
7. ADD WIRE FROM E22(1) TO E22(8)
8. ADD WIRE FROM E22(6) TO C2 (LOWER LEAD)
9. ADD WIRE FROM E22(7) TO R22 (LOWER LEAD)
10. ADD WIRE FROM E22(13) TO SECOND PTH ABOVE AND TO LEFT OF E22(1)
11. ADD WIRE FROM R2 (LOWER LEAD) TO E79(12)
12. ADD WIRE FROM E79(12) TO E75(13)
13. ADD WIRE FROM PTH BELOW & TO RIGHT OF S2(9) TO E78(11)
14. ADD WIRE FROM PTH BELOW & TO LEFT OF C56 TO E66(12)
15. ADD WIRE FROM PTH TO LEFT OF E78(5/6) TO E66(11)
16. ADD WIRE FROM E66(13) TO PTH TO LEFT OF E67(1)
17. ADD WIRE FROM E100(2) TO E29(14)
18. ADD WIRE FROM E100(12) TO E62(13)
19. ADD WIRE FROM PTH TO RIGHT OF E102(12) TO PTH BETWEEN R9 & R10
20. ADD WIRE FROM E65(2) TO E82(11)
21. ADD WIRE FROM E82(12) TO PTH ABOVE E75(1)
22. ADD WIRE FROM E93(6) TO E92(14).
23. ADD WIRE FROM E93(9) TO E98(11).
24. ADD WIRE FROM E93(5) TO E98(14).
25. ADD WIRE FROM E98(15) TO PTH UNDER C52.
26. ADD WIRE FROM E92(15) TO PTH UNDER C52.
27. SEE NOTE #2.

COMPONENT ADDS SIDE #1 AS SHOWN

1. ADD RESISTOR (R69) BETWEEN SPARE LOCATION E103(1 & 16)

DEC 8647	8	16
DEC 2501-00	14	1
DEC 8838	8	16
DEC 8837	8	16
DEC 8640	1	8
DEC 74S124	8	16
DEC 75453	4	8
DEC 74193	8	16
DEC 7419Ø	8	16
DEC 74175	8	16
DEC 74157	8	16
DEC 74155	8	16
DEC 74153	8	16
DEC 74151	8	16
DEC 74123	8	16
LM339	12	3
IC TYPE	GND	+5V

GND AND 5V ARE USUALLY PIN 7 AND 14 RESPECTIVELY EXCEPTIONS ARE STATED ABOVE

IC PIN LOCATIONS

QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO
2	E71,E90	I.C. DEC 7408	1910155	50
3	E77,E78,E88	I.C. DEC 8837	1911118	51
3	E73,E79,E94	I.C. DEC 8242	1909712	52
5	E74,E82,E91,E95,E100	I.C. DEC 7402	1909004	53
1	E76	I.C. DEC 7410	1905578	54
3	E81,E93,E102	I.C. DEC 7404	1909886	55
2	E92,E98	I.C. DEC UNIBUS INTERRUPT CHIP(8647)	1912083	56
2	W1,W2	JUMPER, #22 AWG (INSULATED)	9009165	57
10		SPLIT LUGS	9006735	58
2	J2,J3	OFFSET FASTON TAB	9007112	59
2		EYELET (FOR FASTON)	9007827	60
12		EYELET (HANDLE)	9006732	61
1		HANDLE ASSY.	1210711-02	62
1	E60	PRIORITY JUMPER LEVEL #6	5408780	63
1	(S1)	SWITCH COVER	1211284-01	64
1	(S2)	SWITCH COVER	1211284-06	65
A/R		WIRE #30 AWG GRN	9105740-55	66

FIRST USED ON OPTION MODEL: KW11-K

QTY	REF. DESIGNATION	DESCRIPTION	PART NO.	ITEM NO.
1		ETCHED CIRCUIT BOARD	5011067	1
2	C1,C2	CAP. 10pf 100V 5%	1000000	2
10	C3,C4,C8,C7,C47 THRU C52	CAP. 15uf 20V 10%	1000812	3
1	C5	CAP. .01uf 100V 20%	1001010-01	4
39	C8 THRU C46	CAP. .22uf 50V	1010274	5
3	D1,D2,D3	DIODE D872	1105275	6
2	D4,D5	DIODE ARRAY DEC 2501-00	1910010-00	7
8	F1 THRU F8	250MA PICO FUSE	1210929-04	8
1	J1	40 PIN BERG CONNECTOR	1209941-02	9
1		LATCH, R.H. FOR BERG CONN.	1209941-04	10
1		LATCH, L.H. FOR BERG CONN.	1209941-03	11
1	S1	SWITCH PACK (10 PIN)	1211184-01	12
1	S2	SWITCH PACK (20 PIN)	1211184-06	13
16	R2 THRU R11,R17,R32,R41, R48,R57	RES. 10K 5% ¼W	1300479	14
10	R12 THRU R16,R31,R37,R45, R53,R1	RES. 1K 5% ¼W	130D365	15
3	R18,R20,R69	RES. 19Ø 5% ¼W	1301322	16
1	R19	RES. 39Ø 5% ¼W	1300309	17
2	R21,R22	RES. 5.6K 5% ¼W	1301874	18
3	R24,R33,R49	RES. 100K 5% ¼W	1302466	19
3	R25,R34,R50	RES. 2K 5% ¼W	1302398	20
6	R26,R29,R35,R51,R55,R39	RES. 33K 10% ¼W	1300510	21
4	R27,R36,R44,R52	RES. 1M 5% ¼W	1309595	22
7	R28,R30,R38,R40,R43,R54,R56	RES. 15K 5% ¼W	1300496	23
1	R46	RES. 20K 5% ¼W	1302391	24
1	R47	RES. 62K 5% ¼W	1304840	25
7	R58 THRU R64	RES. 220 5% ¼W	1300271	26
3	R65,R67,R68	RES. 47 1% ¼W (FUSIBLE)	1310841-02	27
2	R42,R66	RES. 4.7K 5% ¼W	1300447	28
1	Y1	CRYSTAL 20MHZ	1809880	29
1	E1	I.C. DEC 74S124	1911911	30
10	E2,E4,E5,E7,E9,E48,E53, E59,E65,E97	I.C. DEC 7419D	1910095	31
2	E3,E87	I.C. DEC 74S74	1910544	32
1	E6	I.C. DEC 7486	1910011	33
3	E8,E67,E69	I.C. DEC 74155	1910656	34
1	E10	I.C. DEC LM339N	1912108	35
10	E11,E14,E15,E20,E30,E39, E44,E49,E50,E52	I.C. DEC 74193	1910018	36
4	E12,E16,E21 E32	I.C. DEC 74153	1909937	37
10	E13,E27,E34,E36,E40,E42, E45,E47,E51,E58	I.C. DEC 74151	1909938	38
4	E17 E18,E23,E24	I.C. DEC 75453	1911036	39
4	E19,E26,E39,E46	I.C. DEC 74157	1910655	40
1	E22	I.C. DEC 74123	1910436	41
4	E25,E31,E37,E43	I.C. DEC 8838	1911117	42
8	E28,E29,E33,E35,E41 E64	I.C. DEC 74175	1910651	43
3	E54 E55,E96	I.C. DEC 8881	1909705	44
8	E56,E61,E62,E75,E83,E86, E99,E101	I.C. DEC 7474	1905547	45
8	E57 E68 E70,E77 E80,E85, E89 E94	I.C. DEC 7400	1905575	48
1	E100	I.C. SOCKET, 16 PIN (PRIORITY JUMPER)	1209838	47
1	E63	I.C. DEC 7440	1905579	48
1	E66	I.C. DEC 8640	1911489	49

PARTS LIST

ETCH BOARD REV.

REV.	CHANGE NO.	REVISIONS
A	M7025-00001	12-MAR-76

DRN. E. Wilson DATE 11/5/75
CHK'D. B.J. Howard DATE 22 JAN 76
ENG. Russ Hansen DATE 22 Jan 76
PROJ. ENG. Dave Stewart DATE 22 Jan 76
PROD. R.C. White DATE 2-MAR-76

NEXT HIGHER ASSY: B-DD-M7Ø25-Ø
SCALE: NONE
SHEET 1 OF 4

DEC NO.	EIA NO.	DEC NO.	EIA NO.

SEMICONDUCTOR CONVERSION CHART

digital

TITLE: DUAL PROGRAMMABLE REAL TIME CLK

SIZE D | CODE DUA | NUMBER M7Ø25-Ø-Ø | REV. A

DIST.

DEC FORM NO. 1-10 1368



NOTES:

SIGNATURES	DATE
DRN. E Wilson	11/5/75
CHK'D.	22 Jan 76
ENG	22 Jan 76
PROJ. ENG	22 Jan 76
PROD	21 Jan 76

digital

TITLE
DUAL PROGRAMABLE REAL TIME CLK

SCALE 2/1	SIZE	CODE	NUMBER	REV
SHT. 2 OF 4	D	UA	M7Ø25-Ø-Ø	A

ETCH REV — FIRST USED ON KW11-K

1 MS#3Ø2Ø4



LAYER I

NOTES:

CHK	CHANGE NO	REV

SIGNATURES	DATE
DRN. E Wilson	11/5/75
CHK'D.	22 Jan 76
ENG.	22 Jan 76
PROJ.ENG	22 Jan 76
PROD.	21 Jan 76
SCALE 2/1	
SHT. 3 OF 4	
ETCH REV	FIRST USED ON KW11-K

digital

TITLE DUAL PROGRAMABLE REAL TIME CLK

SIZE	CODE	NUMBER	REV
D	UA	M7Ø25-Ø-Ø	A

1 MS#30204



NOTES:

CHK	CHANGE NO	REV

SIGNATURES	DATE
DRN.	11/5/75
CHK'D	
ENG	27 JAN 76
PROJ. ENG	27 JAN 76
PROD.	2 FEB 76

digital

TITLE
DUAL PROGRAMABLE
REAL TIME CLK

SCALE 2	SIZE	CODE	NUMBER	REV
SHT. 4 OF 4	D	UA	M7025-0-0	A
ETCH REV	FIRST USED ON KW11-K			

8 7 6 5 4 3 2 1 MS#

digital EQUIPMENT CORPORATION
MAYNARD MASSACHUSETTS

DRAWING DIRECTORY

CUSTOMER PRINT SET INDEX

	SEQUENCE		SEQUENCE
DUAL PROGRAMABLE TIME CLK	REAL	D-UA-M7Ø25-Ø-Ø	
DUAL PROGRAMABLE TIME CLK	REAL	D-CS-M7Ø25-Ø-1	

THIS IS PRINT SET

UNIT VARIATIONS		PRINT SET
VAR	TITLE	
M7Ø25	DUAL PROGRAMABLE REAL TIME CLK	

REVISIONS		
REV	CHG. NO.	DATE
A	00001	12-MAR-76

USED ON OPTION/MODEL		DRN.	DATE	TITLE
KW11-K		RW Counter	6 Jan 76	DUAL PROGRAMABLE REAL TIME CLK
		CHK'D.	DATE 22 JAN 76	
		PROJ ENG. Renee Shmaltz	DATE 22 JAN 76	
		PROD.	DATE 21 JA-76	SIZE B / CODE DD / NUMBER M7Ø25-Ø / REV A
		FIELD SERV.	DATE 21-JAN-76	DIST
SHEET 1 OF 2				

EN-01062-1A-16-8972-(325)

DRB 106

REVISION CONTROL SHEET

CUSTOMER PRINT SET	MFG SET	DRAWING NO	NO OF SHT	DESCRIPTION	OPTION NO/FILE DATE	REVISIONS
		D-UA-M7Ø25-Ø-Ø	4	DUAL PROGRAMABLE REAL TIME CLK		- A
		D-CS-M7Ø25-Ø-1	10	DUAL PROGRAMABLE REAL TIME CLK		- A
		K-CO-M7Ø25-Ø-4	1	DUAL PROGRAMABLE REAL TIME CLK		A A
		D-AH-M7Ø25-Ø-5	4	DUAL PROGRAMABLE REAL TIME CLK		- A
		B-MH-M7Ø25-Ø-6	1	MODULE ECO HISTORY		REF
		5011857	-	ETCH CIRCUIT BOARD		A A

CUSTOMER PRINT SET CODES

X = PRINT OF DOCUMENT INCLUDED IN PRINT SET
C = INCLUDES ALL PRINTS INDICATED ON DOCUMENT
S = CONFIDENTIAL AUTHORIZED SIGNATURE REQUIRED

ECO NO ORIG 00001

TITLE		SIZE	CODE	NUMBER	REV
DUAL PROGRAMABLE REAL TIME CLK	SHEET 2 OF 2	B	DD	M7Ø25-Ø	A